Power Management IC for Single Solar Cell

by

Shrikant Singh

A Thesis Presented in Partial Fulfillment
of the Requirements for the Degree
Master of Science

Approved November 2015 by the
Graduate Supervisory Committee:

Sayfe Kiaei, Chair
Bertan Bakkaloglu
Jennifer Kitchen

ARIZONA STATE UNIVERSITY
December 2015
ABSTRACT

A single solar cell provides close to 0.5 V output at its maximum power point, which is very low for any electronic circuit to operate. To get rid of this problem, traditionally multiple solar cells are connected in series to get higher voltage. The disadvantage of this approach is the efficiency loss for partial shading or mismatch. Even as low as 6-7% of shading can result in more than 90% power loss. Therefore, Maximum Power Point Tracking (MPPT) at single solar cell level is the most efficient way to extract power from solar cell.

Power Management IC (MPIC) used to extract power from single solar cell, needs to start at 0.3 V input. MPPT circuitry should be implemented with minimal power and area overhead. To start the PMIC at 0.3 V, a switch capacitor charge pump is utilized as an auxiliary start up circuit for generating a regulated 1.8 V auxiliary supply from 0.3 V input. The auxiliary supply powers up a MPPT converter followed by a regulated converter. At the start up both the converters operate at 100 kHz clock with 80% duty cycle and system output voltage starts rising. When the system output crosses 2.7 V, the auxiliary start up circuit is turned off and the supply voltage for both the converters is derived from the system output itself. In steady-state condition the system output is regulated to 3.0 V.

A fully integrated analog MPPT technique is proposed to extract maximum power from the solar cell. This technique does not require Analog to Digital Converter (ADC) and Digital Signal Processor (DSP), thus reduces area and power overhead. The proposed MPPT techniques includes a switch capacitor based power sensor which senses current of boost converter without using any sense resistor. A complete system is designed which starts from 0.3 V solar cell voltage and provides regulated 3.0 V system output.
To my spiritual guru

H.H Sant Shri Asharam Ji Bapu

for his teachings of Sanatan Dharm, which made me a better human being

& to my parents

for their sacrifices, care and love
ACKNOWLEDGMENTS

First of all, I want to thank Prof. Sayfe Kiaei for giving me this opportunity to work on this challenging project. His teachings are not only limited to circuits, but extend further. He gave me freedom to execute my ideas and believed in me. His constant motivation helps me to deliver better throughout the project. I am also thankful to Prof. Bertan Bakkaloglu whose technical expertise, continuous guidance and support were of invaluable help to my research. Thanks to Prof. Jennifer Kitchen & Prof. Stuart Bowden for taking time to serve as panel member in thesis defense. Thanks to all the Professors at ASU for teaching me the advance courses in Analog & Mixed Signal/RF IC design.

Debashis Mandal, who played very important role during the course of this project deserve a special thanks. Long hours of technical discussion with him helped me to take some critical decision in the design & testing. He is always there to help me during tape-out & testing. Not to mention his contribution in ESD design for the IC. Thanks to Chai Yong Lim for helping me in layout, it was very difficult to meet the tape-out deadline without his help.

I also want to thank my colleagues Navankur Beohar, Raveesh Magod, Kiran Kumar, Chirag Desai, Sanjay Avasarala, Yu Geng, Qirong Peng, Amir Ayati & Parisa Mahmoudidaryan who were always there when I needed them and for making research lab a better place to work.

I want to thank Vivek Parasuram for all the discussions on DC-DC converters we had and sharing his expertise in this field. Thanks to Sankalp Jain for spending hours and hours to help me in LaTeX & other documentation tools & formatting this thesis report. Also, I want to thank Tejasvi Anand, for being a great source of inspiration for pursuing graduate studies and delving deeper in Analog IC design.
Thanks also go to Margie Creedon & Delilah Alirez for taking care of all purchase requests and other business operation & support.

Special thanks to James Laux for always helping in CAD tools & IT infrastructure, his help is invaluable and was very crucial in this work. He has responded keenly to all the issues I faced in this regards. Finally, I am thankful to my dear parents, brother, sister and all my dear friends for their unconditional love, support, motivation & encouragement. I am very much thankful to you all.
# TABLE OF CONTENTS

| LIST OF TABLES | vii |
| LIST OF FIGURES | viii |

## CHAPTER

1 INTRODUCTION ................................................................. 1  
1.1 Motivation ................................................................. 1  
1.2 Challenges ................................................................. 1  
1.3 Prior Work Limitation/Proposed MPPT ................................. 2  
1.4 Thesis Organization ...................................................... 2  

2 SYSTEM OVERVIEW OF PMIC FOR SINGLE SOLAR CELL .......... 4  
2.1 Photovoltaic Cell .......................................................... 5  
2.2 Auxiliary Startup Charge Pump ........................................ 7  
2.3 Boost Converter ............................................................ 10  
2.4 Synchronous Switch Drivers ............................................. 15  
2.5 Voltage Regulation Boost ............................................... 17  
2.5.1 Voltage Mode Control .................................................. 18  
2.5.2 Current Mode Control .................................................. 20  
2.5.3 Hysteric Control ......................................................... 20  
2.6 Quasi Fixed Frequency Constant on Time (COT) Control ......... 21  
2.7 Reference Bias & Control Blocks ....................................... 24  
2.7.1 Bandgap Voltage Reference ........................................... 24  
2.7.2 Power on Reset (POR) ................................................... 26  
2.7.3 Current Bias Circuit .................................................... 26  
2.7.4 Low Dropout Regulator (LDO) ......................................... 27  

3 MAXIMUM POWER POINT TRACKING ...................................... 29
<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>SIMULATION AND MEASUREMENT RESULTS</td>
</tr>
<tr>
<td>4.1</td>
<td>IC Layout</td>
</tr>
<tr>
<td>4.2</td>
<td>Test Board Design</td>
</tr>
<tr>
<td>4.3</td>
<td>Measurement Setup</td>
</tr>
<tr>
<td>4.3.1</td>
<td>Auxiliary Start-up Charge Pump Measurement Results</td>
</tr>
<tr>
<td>4.3.2</td>
<td>Measurement of Internal LDO, Bias Voltage and Current Generation</td>
</tr>
<tr>
<td>4.3.3</td>
<td>MPPT Result</td>
</tr>
<tr>
<td>4.3.4</td>
<td>Voltage Regulation Module</td>
</tr>
<tr>
<td>5</td>
<td>CONCLUSION AND FUTURE WORK</td>
</tr>
</tbody>
</table>

REFERENCES | 45 |
LIST OF TABLES

Table  Page

4.1 Voltage to Time Converter Measurement Results  40
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Use of Solar PMU.</td>
<td>2</td>
</tr>
<tr>
<td>2.1</td>
<td>Top Level Implementation for Power Management IC for Single Solar Cell.</td>
<td>4</td>
</tr>
<tr>
<td>2.2</td>
<td>Electrical Model for Photovoltaic Cell.</td>
<td>5</td>
</tr>
<tr>
<td>2.3</td>
<td>Resistance Matching for MPPT</td>
<td>6</td>
</tr>
<tr>
<td>2.4</td>
<td>Switching Regulator as MPPT</td>
<td>7</td>
</tr>
<tr>
<td>2.5</td>
<td>Nakagome Charge Pump Based Voltage Doubler</td>
<td>8</td>
</tr>
<tr>
<td>2.6</td>
<td>Auxiliary Switch Capacitor Charge Pump</td>
<td>9</td>
</tr>
<tr>
<td>2.7</td>
<td>Auxiliary Switch Capacitor Charge Pump with Bandgap &amp; Startup</td>
<td>10</td>
</tr>
<tr>
<td>2.8</td>
<td>Auxiliary Clock Generator for Switching Regulator</td>
<td>10</td>
</tr>
<tr>
<td>2.9</td>
<td>Ideal Boost Converter</td>
<td>11</td>
</tr>
<tr>
<td>2.10</td>
<td>Boost Configuration when Switch S1 is Closed</td>
<td>12</td>
</tr>
<tr>
<td>2.11</td>
<td>Boost Configuration when Switch S2 is Closed</td>
<td>12</td>
</tr>
<tr>
<td>2.12</td>
<td>Boost Inductor Voltage &amp; Current Waveform</td>
<td>13</td>
</tr>
<tr>
<td>2.13</td>
<td>M(D) for an Ideal Boost Converter</td>
<td>14</td>
</tr>
<tr>
<td>2.14</td>
<td>Output Voltage Ripple</td>
<td>15</td>
</tr>
<tr>
<td>2.15</td>
<td>Synchronous Drivers for Boost Converter</td>
<td>16</td>
</tr>
<tr>
<td>2.16</td>
<td>Level Shifter Used in Synchronous Driver to Generate Floating Clock Driver</td>
<td>17</td>
</tr>
<tr>
<td>2.17</td>
<td>Non Overlapping Clock Generator for Driving Top &amp; Bottom Switch</td>
<td>17</td>
</tr>
<tr>
<td>2.18</td>
<td>Last Stage of The Driver</td>
<td>18</td>
</tr>
<tr>
<td>2.19</td>
<td>Typical Voltage Mode Controlled Boost Converter</td>
<td>19</td>
</tr>
<tr>
<td>2.20</td>
<td>Typical Voltage Mode Controlled Boost Converter With Compensator</td>
<td>19</td>
</tr>
<tr>
<td>2.21</td>
<td>Current Mode Control</td>
<td>20</td>
</tr>
<tr>
<td>2.22</td>
<td>Hysteric Mode Control</td>
<td>21</td>
</tr>
<tr>
<td>2.23</td>
<td>Operating Principal of CoT</td>
<td>22</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>2.24 COT Waveform in CCM</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>2.25 Quasi Fixed Frequency Constant on Time Controller Logic Implementation</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>2.26 Complete COT System with Improved DC Accuracy</td>
<td>24</td>
<td></td>
</tr>
<tr>
<td>2.27 Bandgap Voltage Reference Circuit</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>2.28 Power on Reset Timings</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td>2.29 Voltage to Current Converter Used to Generate Current Biasing</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>2.30 Low Dropout Regulator (LDO)</td>
<td>28</td>
<td></td>
</tr>
<tr>
<td>3.1 MPPT Implementation by Boost Type Switching Regulator</td>
<td>29</td>
<td></td>
</tr>
<tr>
<td>3.2 Power-Duty Characteristic of Boost Output Connected to PV Cell</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>3.3 Perturb &amp; Observe (P&amp;O) Algorithm for Maximum Power Point Tracking</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td>4.1 IC Layout of the System</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>4.2 Die Micrograph</td>
<td>34</td>
<td></td>
</tr>
<tr>
<td>4.3 Designed Printed Circuit Board (PCB) for Testing the IC</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td>4.4 Setup for Test &amp; Measurement</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td>4.5 Startup Charge Pump is Starting up from 0.45V</td>
<td>36</td>
<td></td>
</tr>
<tr>
<td>4.6 Startup Charge Pump Starting up from 0.3V with External Clock</td>
<td>36</td>
<td></td>
</tr>
<tr>
<td>4.7 Boost Operating from Auxiliary Start-up</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>4.8 Switching Node &amp; Bootstrapped Level Shifted Node Switching Node Profile</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>4.9 Auxiliary Activated when Ouput Falls</td>
<td>38</td>
<td></td>
</tr>
<tr>
<td>4.10 Zoomed in Version of Above Plot</td>
<td>38</td>
<td></td>
</tr>
<tr>
<td>4.11 Internal LDO, Bandgap Reference and Voltage to Current (V2I) Outputs</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td>4.12 SC Differentiator Operating Period</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td>4.13 VTC Waveform for VCTRL=400mV</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>4.14 Voltage to Time Converter Transfer Characteristic</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------------</td>
<td>------</td>
</tr>
<tr>
<td>4.15</td>
<td>MPPT Simulation</td>
<td>42</td>
</tr>
<tr>
<td>4.16</td>
<td>VRM Simulation</td>
<td>42</td>
</tr>
</tbody>
</table>
Chapter 1

INTRODUCTION

1.1 Motivation

Solar energy is the need for future energy demand. Emerging markets for wearable medical electronics, wireless sensor node, Internet of Things (IoT) require power harnessed from the environment to eliminate the need of battery. For medium power range from few mW to few Watts photovoltaic (PV) power supply systems are frequently used. Conventional PV module consists of small solar cell connected in series due to which they suffer from inefficient power generation. In the worst case, partial shading of even around 6-7% of total surface can result in no power generation [9, 21]. Partial shading is very common in urban areas due to un-uniformed irradiation of sunlight and obstacles which can lead to a serious drawback for PV module based applications. To alleviate the problem of efficiency loss, due to partial shading series connection of single solar cells should be avoided. This implies that power should be directly processed from a single solar cell or parallel connection of such cells.

1.2 Challenges

Challenges involved in the design of these systems are

- Start up from an extremely low input voltage around 0.3V.
- Extract maximum power available from the solar cell.

The presented system solution is implemented to circumvent the above challenges. A switched capacitor charge pump is used as an auxiliary start up circuit; it is used only during the start up and turned off later to save power. An Inductor based Boost Switching
Figure 1.1: Use of Solar Power Management Unit.

regulator is used as a Maximum Power Point Tracking (MPPT) circuit. Since the MPPT output is unregulated voltage and most of the application needs a regulated voltage, another switching regulator is employed after MPPT to regulate the final output voltage.

1.3 Prior Work Limitation/Proposed MPPT

Implementation of MPPT requires to sense current and voltage to estimate the power level. Several existing solution for power management of single solar cell utilizes either lossy current sensing technique and/or high power and area consuming Analog to Digital Converter (ADC) and Digital Signal Processor (DSP) or external off-chip micro controller [5, 13]. For small sensor nodes and wearable medical electronics the area and power consumption of this implemented MPPT solution can be large. A MPPT circuit implementation utilizing a novel resistor less isolated current/power sensing is proposed in this work.

1.4 Thesis Organization

Keeping in mind the above constraints and challenges involved, a power management system is realized both using off the shelf component and custom designed Integrated circuit which is described in this thesis. Thesis is organized in 5 chapters. Chapter 1 gives
a brief introduction of this work, emphasizes the motivation and talk about the prior work in this area. Chapter 2 covers the system overview of Power Management IC (PMIC) for single solar cell. Chapter 3 presents the novel Analog MPPT architecture. Simulation and Measurement results will be discussed in Chapter 4. Finally conclusion and possible future work is presented in Chapter 5.
Chapter 2

SYSTEM OVERVIEW OF PMIC FOR SINGLE SOLAR CELL

A complete system including start up, MPPT, Voltage Regulation Module (VRM), biasing, references etc. are designed in a single integrated circuit chip. The system is shown in figure 2.1

Figure 2.1: Top Level Implementation for Power Management IC for Single Solar Cell

An auxiliary switched capacitor charge pump circuit is employed to supply the system power during start-up. A Maximum Power Point Tracking (MPPT) boost converter is connected to solar cell to keep its operating voltage and current such that it is delivering maximum power. Output voltage of MPPT boost is not regulated. Since electronic circuit requires a regulated voltage, a regulation boost is employed after MPPT boost to keep final output voltage $V_{OUT\_REG}$ to a regulated predefined value. Once $V_{OUT\_REG}$ is stable, the charge pump is turned off automatically and supply for MPPT and regulation boost is provided by the voltage $V_{OUT\_REG}$. These blocks are described in more detail in later sections and chapters.
2.1 Photovoltaic Cell

To design an electrical power management system for PV, it is better to understand its electrical property and electrical model. Photovoltaic cell is an electronic device which converts light into an electric energy [7]. Sun light falls on one side of PV cell and a voltage is developed across its terminal and if load is connected a current will start flowing in the load. Its simple electrical model can be represented as in figure 2.2.

![Electrical Model for Photovoltaic Cell](image)

Figure 2.2: Electrical Model for Photovoltaic Cell.

where

\[ I_{SC} = \text{Short circuit current} \]
\[ V_{OC} = \text{PV output current at MPPT} \]
\[ I_{MPPT} = \text{PV output current at MPPT} \]
\[ V_{MPPT} = \text{PV output voltage at MPPT} \]
\[ P_{MPPT} = \text{PV output voltage at MPPT} \]

From P-V curve we can see that power attains maximum value only at one point (MPPT point) and in either direction of voltage, power start decreasing. So, it signifies that to extract maximum power from this cell, operating point must be maintained as close as possible to MPPT point.

We can see from the I-V plot that PV cell behave as constant current in one region and constant voltage in another region, these two regions intersect at point \((V_{MPPT}, I_{MPPT})\) which is nothing but maximum power point. And the electrical characteristic equation of solar cell is as in equation (2.1)
\[ I = I_L - I_0 e^{\frac{(V + IRS)}{nkT}} - \frac{V + IRS}{R_{SH}} \] (2.1)

Where

- \( I_L \) = light generated current
- \( I_0 \) = dark saturation current, the diode leakage current density in the absence of light
- \( q \) = absolute value of electron charge \((1.602 \times 10^{-19} C)\)
- \( k \) = Boltzmann's Constant \((1.38064852 \times 10^{-23} m^2 kg s^{-2} K^{-1})\)
- \( T \) = absolute temperature (K)
- \( R_S \) = Series Resistance
- \( R_{SH} \) = Shunt Resistance

Characteristic resistance of a solar cell is the output resistance of the solar cell at its maximum power point. Characteristic resistance of PV cell is defined as

\[ R_{CH} = \frac{V_{MPPT}}{I_{MPPT}} = \frac{V_{OC}}{I_{SC}} \]

For maximum power transfer from PV cell, the load should be equal to the characteristic resistance of PV cell.

Since, only one load resistance value \( R_{LOAD} \) can be connected to PV cell with characteristic impedance of \( R_{CH} \) to extract maximum power, its not practical to connect any load
directly with PV cell. We require some electrical interface between a load and PV output to match the load resistance with characteristic resistance. In other words, interface circuitry is needed to maintain operating condition of PV cell near to MPPT.

Interface circuit can be implemented by a switching regulator which can transform the load resistance to characteristic resistance by modulating duty cycle. This concept is represented in figure 2.4

Figure 2.4: Switching regulator as a maximum power point tracking (MPPT) block is connected between PV cell and load resistance. Duty cycle is modulated to transform the resistance

2.2 Auxiliary Startup Charge Pump

Single solar cell can provide less than 0.5V, which is not sufficient to operate the CMOS circuitry. A higher voltage is needed to operate the CMOS circuit. Switched capacitor charge pump are widely used in power management for boosting low input voltages to high voltage. Switched capacitor charge pump can be fully integrated inside IC due to their small form factor. For low power level switch capacitors charge pump are best choice. In literature there are many implementation of charge pumps and start up [1, 2, 4, 8, 10, 14, 17–20, 25].

A Nakagome voltage doubler charge pump topology [3, 17] is used in this research. A voltage of 0.3 V is being boosted to regulated 1.8 V. This auxiliary supply voltage is used to power auxiliary clock source, which generate clock of 100 kHz at 80% duty cycle with 1.8 V drive. This clock source will drive the power mos of the main inductor based switching
regulator. Output of switching regulator will continue to rise and being constantly monitored, once this output crosses 2.7 V, charge pump will be turned off and power for drivers and other circuitry is extracted from this same output. A Nakagome charge pump based voltage doubler is shown in figure 2.5

![Figure 2.5: Nakagome Charge Pump Based Voltage doubler](image)

To generate 1.8V from voltage as close to 250mV at least 8 stage of voltage doubler is needed. The complete charge pump is shown in figure 2.6. A ring oscillator is used as a clock source. Charge pump output voltage regulation is achieved by gating this ring oscillator clock.
To make this charge pump self-starting, proper sequence should be followed, as internal reference is also working on \( AUX_{VOUT} \), without proper care charge pump will not start. Figure 2.7 shows the complete charge pump with internal band-gap voltage reference & power on reset (POR).

\( AUX_{VOUT} \) is used to generate clock with voltage levels of 1.8V, also the frequency of this clock is roughly 100 KHz at duty cycle of around 80%.

**Calculating Frequency of Auxiliary Clock**

\[
F_{CLK-AUX} = \frac{1}{6(T_{INV} + T_{RC})}
\]

**Calculating Duty Cycle of Auxiliary Clock**

\[
D_{CLK-AUX} = \frac{T_{INV}}{6(T_{INV} + T_{RC})}
\]

At typical corner \( T_{INV} \) and \( T_{RC} \) are chosen such that \( F_{CLK-AUX} \) is close to 100 KHz and \( D_{CLK-AUX} = 0.8 \). High duty cycle will ensure that two boost connected in series will
boost voltage as low as 0.3V to 3V. On resistance of power NMOS is, $R_{on,NMOS} = 718\, \Omega$ for $W/L = 1000\mu/180n$

2.3 Boost Converter

Switching Regulator is inevitably used in power management circuit due to their superior efficiency performance compared to linear regulator [6]. In principle, switching
regulator dissipate less power as compared to linear regulator, where as major power is dissipated across the pass device. More over as against linear converters switching regulators can even boost, invert or isolate the input voltage. In this research Boost switching regulator is used for boosting low input voltage of PV cell. Two boost converters are employed, one is for implementing MPPT and the other one is for providing the regulated output voltage. In this section we will describe the boost converter operating principle. Figure 2.9 shows the basic boost Converter with ideal switches

\[ \text{Figure 2.9: Ideal Boost Converter} \]

\[ V_g \] is a DC voltage source connected to the network of switches, capacitor and inductor. As no lossy component is present in power path, like in a linear regulator. Ideally, this ideal boost converter can process power with 100% efficiency.
Duty Cycle $D$ is defined as, \[ D = \frac{T_{on}}{T_{sw}} \& 0 \leq D \leq 1 \]

Complement $D' = 1 - D$

**Boost Analysis**

**Sub-interval 1:**

The equivalent circuit when switch S1 is close is shown in figure 2.10

![Figure 2.10: Boost Configuration when Switch S1 is Closed](image)

Inductor Voltage $V_L(t) = V_g$

Once the inductor voltage is known, Inductor current can be found using

\[ V_L(t) = L \frac{di_L(t)}{dt} \]

The inductor charges with a constant slope of $V_g/L$

**Sub interval 2:**

The equivalent circuit when switch S2 is close is shown in figure 2.11

![Figure 2.11: Boost Configuration when Switch S2 is Closed](image)

Inductor voltage $V_L = V_g - v(t)$
Applying small ripple approximation $V_L(t) = V_g - V$

Once the inductor voltage is known, Inductor current can again be found

Using $V_L(t) = L \frac{dI_L(t)}{dt}$

Solve for the slope: $\frac{dI_L(t)}{dt} = \frac{V_L(t)}{L} = \frac{V_g - V}{L}$

The inductor current charges with a constant slope Inductor voltage & current waveform are shown in figure 2.12

![Figure 2.12: Boost Inductor Voltage & Current Waveform](image)

Change in $I_L = \text{slope} \times \text{length of sub-interval}$

$2\Delta I_L = \frac{V_g}{L} DT_s$

$\Delta I_L = \frac{V_g}{2L} DT_s$
\[ \Delta L = \frac{V_g}{2\Delta T_L} DT_s \]

Voltage Conversion Ratio

Applying volt-sec balance to inductor over one period
\[
\int_0^{T_s} V_L(t)\,dt = V_g DT_s + (Vg - V)D'T_s
\]
\[ V_g(D + D') - VD' = 0 \]

Solving for \( V \), we will get
\[ V = \frac{V_g}{D'} \]

Voltage Conversion Ratio is therefore
\[ M(D) = \frac{V}{V_g} = \frac{1}{D'} = \frac{1}{1-D} \]

![Figure 2.13: Voltage Conversion Ratio as a Function of Duty Cycle D for an Ideal Boost Converter](image)

Applying capacitor charge balance
\[
\int_0^{T_s} I_c(t)\,dt = \left( -\frac{V}{R} \right) DT_s + (1 - \frac{V}{R})D'T_s
\]
\[ -\frac{V}{R}(D + D') + ID' = 0 \quad I = \frac{V}{D' R} \]
\[ I = \frac{V_g}{D'^2 R} \]
Capacitor voltage ripple

![Diagram of capacitor voltage ripple]

Figure 2.14: Output Voltage Ripple

Capacitor voltage slope during interval 1:
\[
\frac{dV_c}{dt} = \frac{L_s(t)}{C} = -\frac{V}{RC}
\]

Capacitor voltage slope during subinterval 2:
\[
\frac{dV_c}{dt} = \frac{L_s(t)}{C} = \frac{I}{C} - \frac{V}{RC} - 2\Delta V = -\frac{V}{RC} DT_s
\]

Solving for for peak ripple, we get
\[
\Delta V = -\frac{V}{2RC} DT_s
\]

2.4 Synchronous Switch Drivers

Top switch in boost type switching regulator is normally implemented by diode. If diode is employed it will reduce the efficiency and insert a forward biased diode drop. If mos-switch is used instead of diode, it can alleviate the above mentioned problems. But mos-switch needs a drive signal between its gate and source. For grounded mos switch, at bottom it is straightforward to apply a driving signal as source is connected to ground. But in top switch as source is floating, a floating drive signal is to be generated. This kind of driving topology is called Synchronous drivers.
Synchronous drivers improve the efficiency and decrease the forward voltage drop, which would have been present if passive switch diode is used. Synchronous driver involve more complexity in circuit design. A traditional synchronous driver is shown in figure 2.15

Figure 2.15: Synchronous Drivers for Boost Converter

Level shifter is required to shift the ground referred drive signal to a floating drive signal. Level shifter used in this design is taken from figure 5 in [16] which is shown in figure 2.16 here. Other drivers technique which can be used is presented in [26].

If top & bottom switches are closed together, a substantial energy will be lost. Therefore normally they are operated from non-overlapping clock generator to get rid of any loss. The non-overlapping clock generator is shown in figure. The dead time between these clock phases is adjusted to have minimum switching loss, in this research this dead time is kept fixed and can be trimmed through trim bits. More advance driver utilizing adaptive or predictive delay control can be used /citejing2010soft,musunuri2005improvement.

A significant power is also wasted in shoot through current of the drivers, to alleviate this problem even final buffer nmos & pmos are operated from non-overlapped signals. Figure shows the final buffer stage for driving power mos 2.18
Almost all of the electronic circuit requires regulated supply. There exist several ways to achieve voltage regulation. In this section we will discuss the control method for switching regulator. There can be voltage mode, current mode or hysteretic regulator each one of them has advantages and disadvantages over the other [11, 12]. These methods are briefly explained here.
Output voltage is feedback to an error amplifier which generates error voltage to generate proper control signal for boost converter.

\[
\frac{\hat{v}_o}{d} = \frac{V_o}{(1-D)^2} \frac{(1+sCR_e)(1-\frac{L_e}{R_{LOAD}})}{1+\frac{s}{\omega_0Q} + \frac{s^2}{\omega_0^2}}
\]

\[
\omega_0 = \frac{1}{\sqrt{(L_eC)}}
\]

\[
L_e = \frac{L}{D^2}
\]

\[
\omega_0Q = \frac{R_{LOAD}}{L_e}
\]

Boost converter adds a new complexity to the stability problem, it has an RHP zero. A type III compensator is needed to design the loop for voltage-mode boost converter operating in CCM. The phase boost of this type of compensator is very helpful to offset the sharp phase drop that occurs after the resonant frequency of the power stage of boost converter. RHP zero has additional constraints on the design of the loop compensation & crossover frequency, but they can be managed well as long as the RHP zero frequency is understood and placed properly by appropriate power stage component selection. The
usual way to deal with RHP zero is to pushing it out to higher frequency. A typical voltage mode controlled boost converter is shown in figure 2.20

Figure 2.20: Typical Voltage Mode Controlled Boost Converter With Compensator
2.5.2 Current Mode Control

In this technique, the peak current in the power switch or inductor is sensed, and switch is turned off at a programmed level of current. There is in effect a fast acting inner current loop along with the outer (slower) voltage loop which carries out the output regulation.

![Current Mode Control Diagram](image)

Figure 2.21: Current Mode Control

2.5.3 Hysteric Control

A PWM comparator works is by creating ON-OFF pulses from the intersection of two voltage profiles at its input terminals: one steady voltage level (the control voltage), and the another sawtooth voltage profile. If we directly apply the reference voltage as a smooth voltage level instead of the error voltage on the other terminal, and use a sawtooth based on inductor current (as in Current Mode), it will become a Hysteric control. Its transient response is excellent. Drawback of this approach is that frequency of operation is not constant, for EMI sensitive application it is desirable to have minimal frequency variation.
2.6 Quasi Fixed Frequency Constant on Time (COT) Control

For CCM boost converter, RHP zero complicates the compensator design. Hysteric control can be used as it is simpler and fastest, but its implementation generally increases system cost and decrease efficiency. Also, in traditional hysteric control switching frequency is not constant. To overcome the above limitation a Quasi Fixed Frequency Constant on Time (COT) Control is used from [23, 24], which is very simple and effective. The on time of the boost switch is pre-determined by an on-time generator corresponding to the requirement of fixed frequency operation, and the boost switch off time is modulated in the traditional hysteric way. Also pulse frequency modulation (PFM) comes free at light load, which improves the light load efficiency compared with traditional PWM control.

The block diagram of the COT boost converter is shown in figure 2.23. The control scheme is based on a comparator and two single-shot timers.

The key system waveforms are shown in the figure 2.24, it shows that how off time is determined by the voltage regulation requirement and ON time is fixed.

If on time \( T_{ON} \) is fixed constant value, frequency will change, to keep frequency constant either a Phase Locked Loop (PLL) can be used, which compare the system frequency with a reference frequency and correct the system frequency if it deviates from its specified
value. However, the additional PLL makes the controller structure complex and increase the chip area. Furthermore, once there is a voltage step at the input, a loop response time is
needed to adjust the on-timer to generate the new value. Another way to make frequency
constant is to sense the input & output voltage and then to calculate the corresponding Ton
directly, this circuit is shown in figure 2.25

$$\frac{V_o}{V_o} = \frac{1}{1-D} = \frac{1}{1-\frac{T_{ON}}{T_S}}$$

$$T_{ON} = T_S \frac{V_o - V_o}{V_o}$$

**Figure 2.25: Quasi Fixed Frequency Constant on Time Controller Logic Implementation**

Analyzing the circuit we get

$$\frac{VoREF}{R} * \frac{T_{ON}}{C} = \frac{VoREF - VIN}{R}$$

$$T_{ON} = \frac{RC}{K} * \frac{VoREF - VIN}{VoREF}$$

Which implies that calculated $$T_S = \frac{RC}{K}$$

In voltage mode and current mode controlled power converter, the accuracy of the output voltage is always improved by introducing a low frequency pole in the control loop. Thus the DC error will be integrated to produce a large control signal for close loop correction. In hysteric control, there is no integrator in the feedback loop. A outer voltage loop is added, a low frequency pole introduce by gm amplifier and the compensation capacitor
Cc can be at low frequency. This outer loop will improve the steady state accuracy. The complete control scheme is shown in figure 2.26

![Complete COT System with Improved DC Accuracy](image)

Figure 2.26: Complete COT System with Improved DC Accuracy

### 2.7 Reference Bias & Control Blocks

Voltage and current reference circuit are essential in almost all the analog and mixed signal ICs. Desired bias current/voltage should be constant across process, supply & temperature (PVT) variations. Required accuracy of these reference depends on the application at hand like in high precision data converter reference should also be very accurate. In this section bandgap voltage reference, Current bias generator, Power-On-Reset (POR) circuits will be discussed.

#### 2.7.1 Bandgap Voltage Reference

Bandgap reference generates a constant voltage across PVT. It basic principle is based on adding two source having opposite polarity temperature coefficient in proportion to get a voltage with zero temperature coefficient.
\[ V_{BE_1} = V_T \ln \left( \frac{I_1}{I_s} \right) \]
\[ V_{BE_2} = V_T \ln \left( \frac{I_2}{I_s} \right) \]

\( V_{BE} \) is Negative to Absolute Temperature (NTAT)

\[ \Delta V_{BE} = V_{BE_1} - V_{BE_2} = V_T \ln \left( \frac{I_1}{I_s} \right) \]

As there are N diodes

\[ I_2 = I_1/N \]

\[ \Delta V_{BE} = V_{BE_1} - V_{BE_2} = V_T \ln \left( \frac{I_1}{I_s} \right) \]

\( \Delta V_{BE} \) is Proportional to Absolute Temperature (PTAT)

\[ V_{BG} = V_{BE_3} + \frac{R_2}{R_1} \Delta V_{BE} \]

\[ \frac{\partial V_{BG}}{\partial T} = 0 \]

\[ \frac{\partial V_{BG}}{\partial T} = \frac{\partial V_{BE_3}}{\partial T} + \frac{R_2}{R_1} * \frac{\partial \Delta V_{BE}}{\partial T} = 0 \]

\[ \frac{R_2}{R_1} = -\frac{T_{CO} \Delta V_{BE}}{T_{CO} \Delta V_{BE}} \]

---

Figure 2.27: Bandgap Voltage Reference Circuit
2.7.2 Power on Reset (POR)

Power-on-reset (POR) circuit is required by all the system which have memory element like flip flop which needs to be initialized to a known value. POR signal ensure a proper initialization of system after supply is up. Figure 2.28 shows the POR signal as a result of supply.

2.7.3 Current Bias Circuit

Voltage to current (V2I) circuit is used to generate reference current needed in the IC. The following figure 2.29 shows the V2I architecture.
2.7.4 Low Dropout Regulator (LDO)

For sensitive analog circuit clean supply is desirable. Switching regulator supply has voltage ripple which can cause performance degradation of sensitive analog circuitry. Power Sensor in MPPT circuit and other control circuit require stable and clean supply, for this purpose an on chip low dropout regulator (LDO) is used. A traditional PMOS type LDO is designed which is shown in the figure. In normal condition this LDO will have input of 3.0V and its output will be regulated to 1.8V.
Figure 2.30: Low Dropout Regulator (LDO)
Maximum power point tracking as explained in earlier chapter is required to harness maximum power from the PV cell. In this section detailed design and analysis of the proposed MPPT block will be covered.

![MPPT Implementation by Boost Type Switching Regulator](image)

**Figure 3.1: MPPT Implementation by Boost Type Switching Regulator**

MPPT is achieved by boost type switching regulator. To calculate power output voltage and output current needs to be sensed and multiplied together. Perturb & Observe algorithm is used for MPPT [21].

Figure 3.2 shows that power as a function of boost control duty cycle. We can see that maximum power occurs only at one particular duty cycle. The flow chart for P&O algorithm is shown in figure 3.3. Output of Boost converter is sensed and based on the increment & decrement of power values, duty cycle D is modulated to reach the maximum power point.
Figure 3.2: Power-Duty Characteristic of Boost Output Connected to PV Cell
Figure 3.3: Perturb & Observe (P&O) Algorithm for Maximum Power Point Tracking
Chapter 4

SIMULATION AND MEASUREMENT RESULTS

A test IC is designed in 180nm technology node with 6 metal layers. This PDK has 1.8V, 5.5V, 20V transistors required for the system design. Low threshold transistors (LVT/N-VT/ZVT) were not present in this PDK, which would have been ideal for start-up design from 0.3V.

4.1 IC Layout

Complete system layout is present in figure 4.1. Dimension of IC is $2.450\text{mm} \times 2.700\text{mm}$ i.e total area is $(6.615\text{mm}^2)$.

4.2 Test Board Design

A PCB is designed to test the IC is shown in figure 4.3. PCB is a 2 layer board having a dimension of $8\text{inches} \times 6\text{inches}$ & uses FR-4 material. Necessary test modes and probing points were added on PCB for ease in debugging. Provision for external Reference voltage, external supply, and external clock is also included in the PCB.

4.3 Measurement Setup

Measurement setup is shown in figure 4.4 with all the major instruments shown. Test DC voltage is provided by Agilent E3631A DC power supplies. External Clock to IC for debugging process, is provided by HP 33120A Function Generator. Mixed Signal Oscilloscope MSO-X 2024A is used for monitoring waveform. A solar cell is soldered on PCB, for providing irradiation to this cell; a light source with intensity control is utilized. Keithley 2100 $6\frac{1}{2}$ digit multimeter is used for DC voltage measurement. Tekpower 3710A DC
electronic load is used for load characteristic.

4.3.1 Auxiliary Start-up Charge Pump Measurement Results

Measurement shows the self-start-up functionality of designed auxiliary charge pump. Charge pump is functional with 0.45V and will continue to function till 0.33V. As a debugging step, charge pump is operated by external clock of 10 KHz and it has been observed that charge pump is functional from as low as 0.3V.

Boost output node voltage = 1.4 V. Internally generated 1.8 V drive, 100 KHz 83.33% Duty Cycle is operating this boost.
4.3.2 Measurement of Internal LDO, Bias Voltage and Current Generation

4.3.3 MPPT Result

Voltage to Time Converter (VTC) serves as important block for power sensor. It is providing clock to switch converter power sensor. Figure shows the measured result for VTC. In figure characteristic of VTC is shown, with gain error of 11.14% it follows the ideal characteristics.

Finally in figure simulated result of MPPT functionality is shown, MPPT loop is locked to require to duty cycle to operate connected solar cell.
Figure 4.3: Designed Printed Circuit Board (PCB) for Testing the IC

Figure 4.4: Setup for Test & Measurement
4.3.4 Voltage Regulation Module

Simulation result for Voltage Regulation Module is shown in figure. Input voltage is varied from 0.5V to 2.5V, it can be seen that output is regulated to 3.0V.
Figure 4.7: First Boost (MPPT) is Generating 1.4 V from 0.3 V when Driven from Startup Circuitry. Drive Signal has 1.8 V Drive @100 KHz with 83.33% Duty Cycle

Figure 4.8: Switching Node & Bootstrapped Level Shifted Node Switching Node Profile
Figure 4.9: Top Level Supply Monitoring Plot Shows that Startup is Activated whenever Output Voltage Falls Below 2.7V

Figure 4.10: Zoomed in Version of Above Plot
Figure 4.11: Internal LDO, Bandgap Reference and Voltage to Current (V2I) Outputs

Figure 4.12: Switch Capacitor Differentiators is Used Only Once in One MPPT Cycle. It is Kept Turned Off to Save Power
<table>
<thead>
<tr>
<th>S.No</th>
<th>Voltage (mV)</th>
<th>Measured Time (ns)</th>
<th>Ideal Time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>50</td>
<td>37.4</td>
<td>50</td>
</tr>
<tr>
<td>2</td>
<td>100</td>
<td>90.4</td>
<td>100</td>
</tr>
<tr>
<td>3</td>
<td>150</td>
<td>132</td>
<td>150</td>
</tr>
<tr>
<td>4</td>
<td>200</td>
<td>172</td>
<td>200</td>
</tr>
<tr>
<td>5</td>
<td>250</td>
<td>221</td>
<td>250</td>
</tr>
<tr>
<td>6</td>
<td>300</td>
<td>265</td>
<td>300</td>
</tr>
<tr>
<td>7</td>
<td>350</td>
<td>306</td>
<td>350</td>
</tr>
<tr>
<td>8</td>
<td>400</td>
<td>353</td>
<td>400</td>
</tr>
<tr>
<td>9</td>
<td>450</td>
<td>395</td>
<td>450</td>
</tr>
<tr>
<td>10</td>
<td>500</td>
<td>444</td>
<td>500</td>
</tr>
<tr>
<td>11</td>
<td>550</td>
<td>488</td>
<td>550</td>
</tr>
<tr>
<td>12</td>
<td>600</td>
<td>534</td>
<td>600</td>
</tr>
<tr>
<td>13</td>
<td>650</td>
<td>582</td>
<td>650</td>
</tr>
<tr>
<td>14</td>
<td>700</td>
<td>622</td>
<td>700</td>
</tr>
</tbody>
</table>
Figure 4.13: Voltage to Time Converter (VTC) Output for Input Control Voltage of 400mV, Output Clock of Time Period T=358 ns

Figure 4.14: Voltage to Time Converter Transfer Characteristic
Figure 4.15: Simulation of MPPT Control Showing Duty Cycle is Locked to Required Value to Maintain MPPT

Figure 4.16: Simulation of the Voltage Regulation Module (VRM). Output is Regulated to 3V, with Input Variations from 0.5 to 2.5V
This thesis has demonstrated the design of a power management IC for extracting maximum power from a single solar cell. Main challenges are start up of PMIC at 0.3 V and efficiently extract power. The PMIC works in two phases. At start up phase, a switch capacitor charge pump based auxiliary power source generates a regulated 1.8 V to power up MPPT and regulation converters. In steady state the auxiliary power source is turned off and converters generates regulated 3.0 V system output voltage. In start up phase, both MPPT and regulation boost converters works at 100 kHz with fixed duty cycle of 80% which eventually generate 3V at the final output of the system, once this output crosses 2.7V, auxiliary start up circuit is turned off to save power and the control circuitry for converters is deriving its power from the system output.

Measurement results show that this PMIC starts from 0.3 V input with external clock. With internal clock, minimum start up voltage is observed to be 0.45 V and is functional till 0.33V. Measured results shows that if system output falls below 2.7 V, auxiliary start up circuit will turn on again. Simulation result of MPPT circuit shows that converter is locked to the desired duty cycle. Voltage regulation module simulation result shows functionality for input voltage variation from 0.5 V to 2.5 V.

Future work can be done to make start up circuit more compact using either resonant based start up circuit or other advance charge pump technique to boost 0.3 V to higher voltage using considerably less silicon area. MPPT implementation can be done with adaptive duty cycle so that initially MPPT can work with larger duty cycle steps and once it reaches MPPT, step size can be reduced. This will minimize limit cycle oscillation at maximum power point, which is inherent in perturb and observe algorithm. A better algorithm instead
of P&O algorithm can be used for MPPT. Voltage regulation module can be eliminated, if regulation functionality can be integrated in this MPPT boost converter. This will improve the overall system efficiency.
REFERENCES


