ASU Electronic Theses and Dissertations
This collection includes most of the ASU Theses and Dissertations from 2011 to present. ASU Theses and Dissertations are available in downloadable PDF format; however, a small percentage of items are under embargo. Information about the dissertations/theses includes degree information, committee members, an abstract, supporting data or media.
In addition to the electronic theses found in the ASU Digital Repository, ASU Theses and Dissertations can be found in the ASU Library Catalog.
Dissertations and Theses granted by Arizona State University are archived and made available through a joint effort of the ASU Graduate College and the ASU Libraries. For more information or questions about this collection contact or visit the Digital Repository ETD Library Guide or contact the ASU Graduate College at gradformat@asu.edu.
- Clark, Lawrence
- 3 Arizona State University
- 2 Cao, Yu
- 1 Chakrabarti, Chaitali
- 1 Holbert, Keith
- 1 Schroder, Dieter
- 1 Sharma, Abhishek
- more
- 1 Shrivastava, Aviral
- 1 Song, Hongjiang
- 1 Wang, Chi-Chao
- 1 Ye, Yun
- 1 Yu, Hongbin
- Electrical Engineering
- 1 Computer Engineering
- 1 Engineering
- 1 Fe-FET
- 1 Layout dependent stress effect
- 1 Microprocessors
- 1 Predictive Modeling
- more
- 1 Random Testing
- 1 Through Silicon Via
- 1 Verification
- 1 line edge roughness
- 1 nano CMOS
- 1 random dopant
- 1 threshold variation
- 1 variability
- Dwarf Galaxies as Laboratories of Protogalaxy Physics: Canonical Star Formation Laws at Low Metallicity
- Evolutionary Genetics of CORL Proteins
- Social Skills and Executive Functioning in Children with PCDH-19
- Deep Domain Fusion for Adaptive Image Classification
- Software Defined Pulse-Doppler Radar for Over-The-Air Applications: The Joint Radar-Communications Experiment
Ever reducing time to market, along with short product lifetimes, has created a need to shorten the microprocessor design time. Verification of the design and its analysis are two major components of this design cycle. Design validation techniques can be broadly classified into two major categories: simulation based approaches and formal techniques. Simulation based microprocessor validation involves running millions of cycles using random or pseudo random tests and allows verification of the register transfer level (RTL) model against an architectural model, i.e., that the processor executes instructions as required. The validation effort involves model checking to a high level description …
- Contributors
- Sharma, Abhishek, Clark, Lawrence, Holbert, Keith, et al.
- Created Date
- 2011
CMOS technology is expected to enter the 10nm regime for future integrated circuits (IC). Such aggressive scaling leads to vastly increased variability, posing a grand challenge to robust IC design. Variations in CMOS are often divided into two types: intrinsic variations and process-induced variations. Intrinsic variations are limited by fundamental physics. They are inherent to CMOS structure, considered as one of the ultimate barriers to the continual scaling of CMOS devices. In this work the three primary intrinsic variations sources are studied, including random dopant fluctuation (RDF), line-edge roughness (LER) and oxide thickness fluctuation (OTF). The research is focused on …
- Contributors
- Ye, Yun, Cao, Yu, Yu, Hongbin, et al.
- Created Date
- 2011
To extend the lifetime of complementary metal-oxide-semiconductors (CMOS), emerging process techniques are being proposed to conquer the manufacturing difficulties. New structures and materials are proposed with superior electrical properties to traditional CMOS, such as strain technology and feedback field-effect transistor (FB-FET). To continue the design success and make an impact on leading products, advanced circuit design exploration must begin concurrently with early silicon development. Therefore, an accurate and scalable model is desired to correctly capture those effects and flexible to extend to alternative process choices. For example, strain technology has been successfully integrated into CMOS fabrication to improve transistor performance …
- Contributors
- Wang, Chi-Chao, Cao, Yu, Chakrabarti, Chaitali, et al.
- Created Date
- 2011